Two-dimensional (2D) technology computer-aided design (TCAD) is used to analyze and compare the multi-gate digital performance of the screen-grid field effect transistor (SGrFET) with a finFET. The switching speed of the all-n-type inverter is ten times faster for the n-SGrFET than for the n-finFET, while the noise margins are ∼400 mV for a 1 V supply for both devices. The performance of the complementary inverter is similar for both devices. The multi-gate functionality of both devices is exploited to minimize the device count for NAND, NOR and XOR gates. The SGrFET XOR contains only two devices while three are needed for the finFET. The rise time of the SGrFET logic gates is found to be almost half of that of the finFET. Complete OFF states can be obtained for the SGrFET via the multiple unit cell approach.
Introduction
As CMOS scales down with the aim of increasing operation speed and packing density, the need for better control of the channel by the gate has driven research toward devices with multiple gate configurations. Different types of multiple gate field effect transistors (FETs) have been proposed. The finFET with two, three or even four gate configurations is the most popular [1] . Symmetrical double-gated finFETs [2, 3] with two channels are considered in this work. The relationship between the geometrical parameters that optimize their performance [3] is
with W fin and h fin being the fin width and height, respectively, and L eff is the effective source-drain distance and t ox is the oxide thickness.
The screen-grid field effect transistor (SGrFET) is an alternative multi-gate FET [4] . As the finFET, the SGrFET is defined on silicon-on-insulator (SOI). Its gating geometry is completely different as illustrated in figure 1(b) . In contrast to the finFET, the SGrFET is planar. The gate consists of multiple cylindrical cavities with a thin thermal oxide sidewall and a poly-Si or metal filling. These gate cylinders (fingers) stand perpendicular to the current flow in the SOI body (channel). Different gate cavity configurations are possible [4] . In this work, we use the two-rows gate configuration. In figure 1(b), a 1-unit cell device is shown. To increase the current drive without impacting the performance parameters, the number of unit cells may be increased [4] . Note that in finFETs, a parallel connection of fins is used to increase current. Highly doped source and drain areas are located at both sides of the device and have the same width as the device, avoiding contacting problems to small areas. The channel doping is low to undoped in order to preserve high mobility values and is of the same doping type as the contact regions, unlike in traditional MOSFETs. The device operation is essentially MESFET-like. The role of the second row of gate fingers (near the drain) is to overcome the undesirable short channel effects. The SGrFET outperforms other MOSFET structures in the sub-threshold and weak inversion regions [5] . Figure 2 illustrates the differences in the gating action between the SGrFET and finFET. In finFETs, gating inverts a channel underneath the gate oxide at each side of the fin. In contrast, in SGrFETs the gates control the degree of carrier depletion between the gate cylinders. As a consequence, the carriers in the SGrFET travel away from the Si/SiO 2 interface, thus limiting surface roughness scattering and increasing mobility. The threshold voltage (V th ) in both devices needs to be controlled via an appropriate choice of the gate work function. Table 1 gives V th for two different gate metals for both FETs. An appropriate choice of gate material allows for both enhancement and depletion mode devices. This can be used for digital circuits using single carrier-type devices.
2D technology computer-aided design (TCAD) simulations are done in Medici TM [6] on the cross-sectional plane from source to drain parallel to the wafer surface. The hydrodynamic (HD) model has been used for dc simulations as the length of the active region is under a quarter micron; nevertheless, the dc results obtained from drift-diffusion (DD) and HD models are similar. Therefore, the DD model was used for the transient analysis in order to save CPU time and prevent convergence problems. The effective field and concentration-dependent mobility models are used for both devices. The paper is organized as follows. In section 2, the dc performance of the SGrFET and finFET in both split-gate and normal-gate configurations is given. In section 3, four logic circuits with a minimized number of devices will be presented and the performance of the SGrFET and finFET logic gates will be compared. Discussions and conclusions are given in section 4.
DC analysis
In order to investigate the stable device functionality for digital applications, dc analysis of both finFET and SGrFET in a split-gate configuration is carried out. In a split-gate, the different gates are separated and can be biased individually. The split-gate configuration lends itself ideally for mixing and single device logic as synchronous or asynchronous voltages can be applied to the two gates [7] . Device physics of double-gate (DG) SOI MOSFETs, and their applicability to CMOS logic and memory has been studied in [8, 9] .
For both finFET and SGrFET, the gate oxide thickness is t ox = 2 nm and the source-drain distance L SD = 140 nm. For the SGrFETs, the diameter of the gate cylinders is L O = 50 nm. The gate diameter is an extra SGrFET parameter that can be used to control its operation. The distance between the outer oxide edges of the gate cylinders in the SGrFET within one row is L c = 50 nm and L u is the width of the device. L c defines the effective width of the device and is taken equal to the width of the fin in the finFET (see figure 2 ). These geometrical parameters obey equation (1) . The channel in both devices is undoped (10 15 cm −3 ); drain and source regions are highly doped (10 19 cm −3 ). In order to limit CPU time, 1-unit cell SGrFETs are used. N unit cells will give N times the current drive of 1-unit cell while all other performance parameters remain unaffected [4] . Thus, the total width of the unit cell in the simulations is W u = 2 × L O /2 + 2 × t ox + L c = 104 nm, unless otherwise stated and the width of the finFET is W u = 2 × t ox + L c = 54 nm, with L c = W fin = 50 nm. This makes the footprint of the finFET almost half of that of the SGrFET. Note, however, that this disadvantage disappears when using a parallel connection of fins as no gaps need to be left when connecting SGrFET unit cells [4] . Figure 3 shows the dc transfer characteristics for the splitgate n-SGrFET. In the simulations the voltage of one gate row is kept high (H = 1 V) or low (L = −0.3 V) while the voltage on the other gate row changes gradually between these two values. The source-drain voltage is kept at V DS = 1 V.
For the finFETs, two different configurations are proposed in figure 4 . One is the normal double-gate finFET and the other is a four-gate finFET similar to the four-gate SGrFET configuration. The dc transfer characteristics related to each device are shown in figure 5 . The high-low voltages in the four-gate finFET are as in the SGrFET. Due to symmetry, only one gate in an L or H state is needed for the normal finFET. Table 2 gives a summary of the value of the threshold voltage and sub-threshold slope in all studied cases. As expected, the on-current of the finFET is almost double that of the SGrFET. For logic applications, we have chosen the values for the high and low gate voltages for which the device is respectively ON and OFF as in [10] :
In the SGrFETs when one of the gate rows is kept at OFF, the drain current is very low (I OFF < 1.2 × 10 −13 A µm −1 ) and the sub-threshold slope, S, is very high (S > 158 mV dec −1 ). This is a result of the efficiency of the pinch-off of the channel with one single gate row. Opening of a part of the channel region by increasing the voltage on the other gate row does not allow the SGrFET to switch on. However, when one of the gate rows is ON, currents increase and S decreases to near-optimal values. The threshold voltage shifts between H and L states, creating the possibility for single device logic. In double-gate finFETs, by keeping one gate constant and swinging the other gate, the Table 2 . DC parameters of the double-gate SGrFET, double-gate (normal) finFET and four-gate finFET operations. device threshold voltage changes more dramatically compared to the SGrFET but currents remain high and the sub-threshold slope also degrades. The four-gate finFET shows reduced performances compared to the SGrFET and normal finFET. This is due to the lack of gate control over the part of the channel where the gate is split. As a result, this four-gate configuration cannot be used to the same performance level as the SGrFET.
Logic circuit analysis
In this section, we first investigate SGrFET and finFET classical complementary and all-n-FET (enhancementdepletion, EDMOS) inverter circuits where both the SGrFET and finFET are used in a single gate bias configuration. Then the results of the analysis of NAND, NOR and XOR gates in which the split-gate configurations discussed in section 2 are exploited to make the circuit more compact will be given [6] . Both dc and transient analysis will be presented.
Inverter circuits
As stated above, two possible configurations are studied: the complementary C-FET and the n-EDMOS inverters. The ON and OFF gate voltages are respectively taken as V ON = 1 V (−1 V) and V OFF = 0 V for the n (p)-type FETs. The load in both n-EDMOS inverters is the depletion mode, with V th = −0.22 V for the n-SGrFET and V th = −0.24 V for the n-finFET. Thus, when the driver works in the linear region, the load is in its saturation region. The supply voltage, V DD , is equal to 1 V in both inverters. The circuits are given in figure 6 . The value of the capacitive load, C L , is the input capacitance of the following stage (its value can be changed to accommodate the fan-out of a specific circuit). To estimate C L in the SGrFET, we compose the oxide capacitances of the four half-gate cylinders (equation (3)) and for finFETs C L is calculated based on the composition of two planar gate electrodes (equation (4)). These results are close to those extracted from ac simulations:
where ε ox is the relative permittivity of the oxide, ε 0 is the permittivity of vacuum, h is the height of the Si channel, t ox is the gate oxide thickness, r in is the inner radius of the gate cylinder in the SGrFET and L g is the gate length in the finFET. C L = 0.27 fF and 0.24 fF for the SGrFET and finFET respectively. Figure 7 shows the dc transfer characteristics of all inverter circuits. The C-FET for both SGrFET and finFET provides better ON and OFF state performances (similar to standard CMOS technologies) than the n-EDMOS. Power consumed in the C-FET circuit is also lower because current is only drawn when switching [10] while for the n-EDMOS a small current flows for high input voltages on the gate. This current can be reduced by adding an appropriate number of extra fins in parallel for the finFET, but this will substantially increase the area of the inverter. The switching times are given in table 3.
The rise time (t r ) is defined as the time taken for the output voltage to go from 10% to 90% of its final value. The results in table 3 show that the n-SGrFET inverter has very The noise margins (NM) of the SGrFET and finFET inverter circuits are extracted following the standard procedure given in [11] . There are two different noise margins for each device [12] :
where V IL is the input low voltage, V IH is the input high voltage, V OL is the output low voltage, V OH is the output high voltage and V DD is the supply voltage. For the SGrFET and finFET H = 1 V = V DD and L = 0 V. Thus, the input voltage swing is similar to the output voltage swing. The results, summarized in table 4, show a similar noise margin for both device circuits.
NAND logic
The multi-gate geometry can be used to minimize the number of devices per logic gate [7, 8, 13] . A two-device NAND can be generated using the split-gate character presented in section 2. Figures 8 and 9 show the circuits and the transient response of the SGrFET and finFET respectively. The circuits are the same, but the SGrFET driver is made of 3 unit cells. As can be seen in figure 6, both n-EDMOS do not switch off completely. Increasing the width of the driver ameliorates this problem but increasing L c only results in a decrease of device performance (equation (1)). Alternatively, the OFF state can be improved by adding extra unit cells to the SGrFET driver or extra fins to the finFET driver. This increases current drive whilst retaining the other FET parameters. The total width of the SGrFET driver then becomes W tot = 3 × W U = 3×104 nm = 312 nm. Thus, total switch-off comes at a price of increased footprint. The finFETs need three parallel fins in order to achieve a complete OFF state in the output node. The gate input voltages are applied as shown in figure 9 [13, 14] .
NOR logic
The NOR circuit using SGrFETs consists of an n-type depletion mode follower and a p-type enhancement mode driver. The finFET circuit consists of an n-type enhancement mode driver and n-type depletion mode load [8, 10] . Figures 10 and 11 show the circuits and transient responses of the SGrFET and finFET, respectively. In the SGrFET NOR, the driver takes the split-gate function, whilst the load functions in a single gate contact mode. In the finFET NOR, the driver is a split-gate device and the load a single gate device.
The SGrFET driver has three unit cells and the finFET has three parallel fins in order to achieve a complete high state Table 4 . Noise margin and main logic levels for all inverter circuits of figure 6. 
XOR logic
The XOR circuit is similar to the n-EDMOS circuit. To construct an XOR, four inputs are required. This can be accomplished with the SGrFET as 1-unit cell has four gate fingers, and each finger can be biased independently. In order to ensure complete switch-off, a 3-unit cell driver is used. The XOR circuit and transient response are given in figure 12 . Figure 13 shows the finFET-based circuit and the transient response [8, 10] . The circuit consists of four independent gate devices as drivers and a single contact gate device as load. Unlike for the SGrFET XOR, the output of the finFET XOR does not go to completely OFF. A further increase in the number of fins does not solve the problem. The poor Table 5 . ON and OFF states for both finFET and SGrFET working in the enhancement mode, I N,P denotes an n-, p-type device. performance of the finFET XOR circuit is potentially due to the unstable circuit node where the source and drain electrodes of two drivers are connected.
Discussion and conclusions
We analyzed the dc and transient performance of both SGrFET and finFET logic circuits, based on the use of independent gating, via TCAD simulations. For this comparison, the distance between two gates on both sides of the fin and the distance between the gating cylinders in one row of the SGrFET are taken equal. The other geometrical parameters are the same for both devices. The switching speed of the all-n-SGrFET inverter was found to be more than ten times faster than the n-finFET inverter. The C-finFET is slightly faster than the C-SGrFET. The n-FET inverters consume more power than the C-FET for both device types. The NAND and NOR circuits can be constructed with only two devices for both SGrFET and finFET. Complete offswitching can be obtained for the SGrFET circuits by using multiple unit cells; this approach does not hinder the split-gate option. The parallel fin approach for the finFET is used when the split-gate configuration needs to be retained. Therefore, the driver in the finFET needs to be constructed with increased fin width. The XOR circuit can be implemented with only two SGrFETs while four finFETs are required.
The SGrFET logic is faster than the finFET one. This result is due to the higher mobility of carriers in the SGrFET than the finFET and the use of multiple unit cell configuration of the SGrFET.
To estimate the static power dissipation, we use a simple approach [11] : Peak power dissipation: P peak = V DD × I sat OFF power dissipation: P OFF = V DD × I OFF . Table 5 gives the ON and OFF currents in all devices when taking ON = 1 V and OFF = 0 V. ON currents in finFETs are higher than in SGrFETs and thus cause more power consumption. OFF currents in finFETs are also higher and thus the stand-by power consumption will be higher. These results imply that the SGrFET can deliver faster switching in its splitgate logic configuration for reduced power consumption than its finFET counterpart with the same geometrical dimensions.
These simulation results demonstrate the potential advantage of using a SGrFET for logic applications.
